Roll No.:		
-----------	--	--



MEERUT INSTITUTE OF ENGINEERING AND TECHNOLOGY

NH-58, Delhi-Roorkee Highway, Baghpat Road, Meerut – 250 005 U.P.

Pre University Test (PUT): Odd Semester 2022-23

Semester : III : B Tech - CSE and Allied Branches Course/Branch Max. Marks: 100 : Computer Organization and Architecture

Subject Name Time : 180 min : (KCS302) Subject Code

CO-1: Illustrate and interpret the basic structure, operation of the computer system and apply the basic concepts to its components. (K1, K2, K3)

CO-2: To Apply the basic logic for arithmetic & logic unit design and summarize the floating & fixed points arithmetic operations. (K2, K3)

CO-3: To Understand the control unit techniques & micro programming controls and compute different pipeline techniques. (K3)

CO-4: To Understand the hierarchical memory systems and correlate the cache and virtual memory. (K2, K4)

CO-5: Illustrate the diversity of communication to I/O devices with peripherals and interrupts. (K2, K4)

Section - A # 20 Marks (Short Answer Type Questions)

Attempt ALL the questions. Each Question is of 2 marks ($10 \times 2 = 20 \text{ marks}$)

n	No.	COx	Question Description # Attempt ALL the questions. Each Question is of 2 marks	1000
1	A	COI	What are different types of Buses? Explain each one in brief.	K2
_	В	COI	Define addressing modes. What are its types? Explain each type using suitable example	K2
	С		Draw flow chart for division operation	K2
	D		Draw and explain Look ahead carry adder.	K2
	E		Define instruction Format and its type.	K2
	F	CO3		K2
_	G		Define SRAM and DRAM.	K2
-	Н	CO4		K2
	T		Define hardware interrupts. What are its types?	K2
	1		What do you mean by I/O interface?	K2

Section - B #30 Marks (Long / Medium Answer Type Questions)

Attempt ALL the questions. Each Question is of 6 marks (5 \times 6 = 30 marks)

Q No2	COI	What is stack? Give the organization of register stack with all necessary elements and explain the working of push and pop operations.	K2
		Or Discuss the advantages and disadvantages of polling and daisy chaining bus arbitration schemes.	К2
Q No 3	CO2	Or	К3
	-10 	Draw the flowchart of Booth's algorithm for multiplication and show the multiplication process using Booth's algorithm for $(-7) \times (+3)$.	К3
Q No 4	CO3	Differentiate between Hardwired and Micro programmed control Units? Or	K2
	-	What do you means by Program control and list its types	K2
Q No 5	CO4	What are the different Cache mapping Techniques Or	K2
		The logical address space in a computer system consists of 128 segments. Each segment can have up to 32 pages of 4K words each. Physical memory consists of 4K blocks of 4K words each. Formulate the logical and physical address formats.	К3
Q No 6	CO5	Or Or	K2
		Draw and explain CPU-IOP communication	K2

Section - C # 50 Marks (Medium / Long Answer Type Questions) Attempt ALL the questions. Each Question is of 10 marks.

Q.7 (CO-1): Attempt any 1 w O question.	
a)Draw and explain in detail General Register Organization.	K2
b) What do you understand by CPU Organization.	K2
c) A digital computer has a common bus system for 8 registers of 16 bit each. The bus is constructed using multiplexers.	К3
I. How many select input are there in each multiplexer?	
II. What is the size of multiplexers needed? III. How many multiplexers are there in the b	us?
Q.8 (CO-2): Attempt any ONE question.	
a) Explain IEEE standard for floating point numbers and Represent (1460.12510)10 in single f	recision
and double precision formats.	K2
b. Show the step-by-step multiplication process using Booth algorithm when the following bina numbers are multiplied. Assume 5-bit registers that hold signed numbers. The multiplicand cases is + 15.	in both
I. $(+15) \times (+13)$	
II. (+15) X (-13)	К3
Q.9 (CO-3): Attempt any ONE question.	
a) Draw and Explain Instruction cycle Flow chart in detail.	K2
b) Differentiate between horizontal and vertical Micro programming.	К2
Q.10 (CO-4): Attempt any ONE question. a. An instruction is stored at location 300 with its address field at location 301. The	address
field has the value 400. A processor register R 1 contains the number 200. Evalue effective address if the addressing mode of the instruction is (a) direct; (b) immediately	late the
relative; (d) register indirect; (e) index with R1 as the index register. b. What do you understand by Main Memory Also explain DRAM and SRAM in detail	K2
Q.11 (CO-5): Attempt any ONE question.	
a. What are the different modes of data transfer? Explain each one in detail.	K2
b. Define Synchronous and Asynchronous communication detail with necessary timing diagram	ns. K2